## (19) World Intellectual Property Organization

International Bureau





## (43) International Publication Date 16 June 2005 (16.06.2005)

## **PCT**

# (10) International Publication Number WO 2005/055541 A1

(51) International Patent Classification<sup>7</sup>:

H04L 27/00

(21) International Application Number:

PCT/IB2004/052524

(22) International Filing Date:

24 November 2004 (24.11.2004)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

03104545.3

4 December 2003 (04.12.2003) E

- (71) Applicant (for all designated States except DE, US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (71) Applicant (for DE only): PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH [DE/DE]; Steindamm 94, 20099 Hamburg (DE).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): LAMPE, Alexander [DE/DE]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). DIETSCH, Rainer [DE/DE]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).


- (74) Agents: ELEVELD, Koop, J. et al.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report

[Continued on next page]

#### (54) Title: AVOIDANCE OF DISCONTINUITIES WHEN SWITCHING BETWEEN MODULATION SCHEMES



(57) Abstract: Modulator system (1) comprising modulators (2, 3, 4) for modulating input signals (A) according to different modulation schemes (8PSK, GMSK) cause discontinuities in the output signals (F) when switching between the schemes. By providing the modulator systems (1) with compensators (13, 22-26) for compensating amplitudes/phases of the output signals (F) of the modulator system (1) for discontinuities, these discontinuities resulting from modulation scheme changes are reduced to a large extent. This may be done before/after the pulse shapers (11, 21). The compensators (13, 22-26) comprise multipliers for multiplying pulse shaped modulated signals with complex valued waveforms (E), or for multiplying modulated signals with waveforms (S, T), or for multiplying complex valued signals (B, C, D) with complex valued phase offsets (X, Y, Z), which complex valued signals (B, C, D) are to be multiplied with mapped input signals. As a result, the output signals (F) and/or power amplifiers (33) situated after the modulator system (1) no longer need to be ramped down.





#### 

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

1

AVOIDANCE OF DISCONTINUITIES WHEN SWITCHING BETWEEN MODULATION SCHEMES

The invention relates to a modulator system comprising a first modulator for modulating an input signal according to a first modulation scheme and a second modulator for modulating the input signal according to a second modulation scheme, to a transmitter comprising such a modulator system, to a modulator, to a method and to a processor program product.

Examples of such a transmitter are mobile radio terminals and base stations and network nodes operating in a Global System for Mobile telecommunication (GSM) supporting an Enhanced General Packet Radio Service (EGPRS) or a Universal Mobile Telecommunication System (UMTS).

10

15

20

25

5

A prior art modulator system is known from the article "Combined GMSK and 8PSK Modulator for GSM and EDGE, by Peter Bode and Alexander Lampe, Philips Semiconductors Nuremberg, Germany, and Markus Helfenstein, Philips Semiconductor Zürich, Switserland, which discloses in its Figure 5 a first modulator (modulation scheme: eight Phase Shift Keying or 8PSK) and in its Figure 6 a second modulator (modulation scheme: Gaussian Minimum Shift Keying or GMSK). During a modulation scheme change, discontinuities in the output signal of the modulator system may arise, which increase the adjacent channel interference. To avoid this adjacent channel interference, a power amplifier for amplifying this output signal is ramped down during the modulation scheme change. This ramping down is realized by creating a zero output signal of the modulator system through signal shaping during the modulation scheme change.

The known modulator system is disadvantageous, inter alia, due to causing the power amplifier to be ramped down. This limits the possible power amplifiers to be used. Some power amplifiers may not be ramped down and require an always non-zero signal at their input.

2

It is an object of the invention, inter alia, to provide a modulator system having relatively little discontinuities in its output signal during a modulation scheme change, without this output signal being ramped down.

Furthers objects of the invention are, inter alia, to provide a transmitter comprising such a modulator system having relatively little discontinuities in its output signal during a modulation scheme change, without this output signal being ramped down, and a modulator, a method and a processor program product all having relatively little discontinuities in their output signal during a modulation scheme change, without this output signal being ramped down.

5

10

15

20

25

30

The modulator system according to the invention comprises a first modulator for modulating an input signal according to a first modulation scheme and a second modulator for modulating the input signal according to a second modulation scheme, which modulator system comprises a compensator for combining at least one modulator signal with at least one waveform for compensating at least one signal parameter of an output signal for discontinuities resulting from a modulation scheme change.

By providing the modulator system with the compensator for compensating one or more signal parameters of the output signal of the modulator system for discontinuities, these discontinuities resulting from modulation scheme changes are reduced to a relatively large extent. The combining like for example multiplying and/or adding of a for example modulated signal with a waveform allows at least one modulated signal to be adapted in such a way that a discontinuity between a first modulation signal modulated according to a first modulation scheme and a second modulation signal modulated according to a second modulation scheme is smoothened to a relatively large extent. Usually this will be done during a so-called guard interval located between some data symbols and (three) tail symbols respectively on one side and (three) tail symbols and some data symbols respectively on the other side. Alternative guard intervals can be located between some data symbols on one side and some data symbols on the other side.

A first embodiment of the modulator system according to the invention is defined by further comprising at least one pulse shaper, with the compensator being located after the pulse shaper. By locating the compensator after the one or more pulse shapers of the modulators, these modulators themselves do not need to be amended.

A second embodiment of the modulator system according to the invention is defined by the compensator comprising a multiplier for multiplying the modulator signal in the form of at least one pulse shaped modulated signal with the waveform in the form of a

3

complex valued waveform, with the at least one signal parameter comprising an amplitude and a phase. By providing the compensator when located after the one or more pulse shapers with the multiplier, discontinuities in the amplitude as well as in the phase of at least one pulse shaped modulated signal are smoothened via one multiplier receiving the complex valued waveform.

5

10

15

20

25

30

A third embodiment of the modulator system according to the invention is defined by further comprising at least one pulse shaper, with the compensator being located before the pulse shaper. By locating the compensator before the one or more pulse shapers of the modulators, the compensator can be integrated into the modulators. Usually, a first part of the compensator will be integrated into the first modulator, and a second part of the compensator will be integrated into the second modulator.

A fourth embodiment of the modulator system according to the invention is defined by the compensator comprising at least one multiplier for multiplying the modulator signal in the form of at least one modulated signal with the waveform, with the at least one signal parameter comprising an amplitude. By providing the compensator when located before the one or more pulse shapers with at least one but usually two multipliers, discontinuities in the amplitude of at least one modulated signal are smoothened via the one or two multipliers receiving the waveform. This waveform may be in the form of a complex valued waveform, which possibly but not exclusively comprises a real valued waveform only.

A fifth embodiment of the modulator system according to the invention is defined by each modulator comprising at least one multiplier for multiplying a mapped input signal with a complex valued signal, with the compensator comprising at least one multiplier for multiplying the modulator signal in the form of the complex valued signal with the waveform in the form of a complex valued phase offset, with the at least one signal parameter comprising a phase. By providing the compensator when located before the one or more pulse shapers with the at least one but usually three additional multipliers, one additional multiplier for one prior art multiplier in the first modulator and two multipliers for two prior art multipliers in the second modulator, thereby suggesting that the second modulator is based on a two branch modulation scheme, discontinuities in the phase of at least one modulated signal are smoothened. Thereto, per modulation scheme, usually a different phase offset will need to be multiplied to the complex valued signal.

4

A sixth embodiment of the modulator system according to the invention is defined by the first modulation scheme being a Phase Shift Keying modulation scheme and the second modulation scheme being a Gaussian Minimum Shift Keying modulation scheme.

5

10

15

20

25

30

The transmitter according to the invention comprises a modulator system comprising a first modulator for modulating an input signal according to a first modulation scheme and a second modulator for modulating the input signal according to a second modulation scheme, which modulator system comprises a compensator for combining at least one modulator signal with at least one waveform for compensating at least one signal parameter of an output signal for discontinuities resulting from a modulation scheme change, which transmitter further comprises a power amplifier for amplifying the output signal. Of course, this output signal may be the output signal originating from the modulator system or a derived version thereof, like for example a digitized version thereof.

The modulator according to the invention for modulating an input signal according to a modulation scheme comprises a compensator for combining at least one modulator signal with at least one waveform for compensating at least one signal parameter of an output signal for discontinuities resulting from a modulation scheme change. This modulator either has the ability to adapt its modulation scheme, or is used in combination with an other modulator.

The method according to the invention for modulating an input signal according to a first modulation scheme and for modulating the input signal according to a second modulation scheme comprises a step of combining at least one modulator signal with at least one waveform for compensating at least one signal parameter of an output signal for discontinuities resulting from a modulation scheme change.

The processor program product according to the invention for modulating an input signal according to a first modulation scheme and for modulating the input signal according to a second modulation scheme comprises a function of combining at least one modulator signal with at least one waveform for compensating at least one signal parameter of an output signal for discontinuities resulting from a modulation scheme change.

Embodiments of the transmitter according to the invention and of the modulator according to the invention and of the method according to the invention and of the processor program product according to the invention correspond with the embodiments of the modulator system according to the invention.

The invention is based upon an insight, inter alia, that the ramping down of an output signal of the modulator system is to be avoided, and is based upon a basic idea, inter

5

alia, that discontinuities in amplitudes and/or phases of a signal can be smoothened by adapting at least the last part of this signal before the discontinuity and/or at least the first part of this signal after the discontinuity.

The invention solves the problem, inter alia, to provide a modulator system having relatively little discontinuities in its output signal during a modulation scheme change, without this output signal being ramped down, and is advantageous, inter alia, in that this modulator system can be combined even with a power amplifier which may not be ramped down and which requires an always non-zero signal at its input.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiments(s) described hereinafter.

In the drawings:

5

10

20

Fig. 1 shows in block diagram form a modulator system according to the invention comprising a compensator of a first type;

Fig. 2 shows in block diagram form a modulator system according to the invention comprising a compensator of a second and a third type;

Fig. 3 shows in an upper graph (prior art) an absolute value of an output signal created without compensation and in a lower graph (invention) an absolute value of an output signal created through compensation before pulse shaping; and

Fig. 4 shows in block diagram form a transmitter according to the invention.

The modulator system 1 according to the invention as shown in Fig. 1

25 comprises a first eight Phase Shift Keying (8PSK) modulator 2 and a second Gaussian

Minimum Shift Keying (GMSK) modulator 3,4 having a first modulating part 3 (first branch)

and a second modulating part 4 (second branch). An input signal A is supplied to an input of

a first multiplexer 5 and via a first output of the first multiplexer 5 supplied to an input of the

modulator 2 and via a second output of the first multiplexer 5 supplied to inputs of the

30 modulating parts 3,4. In modulator 2, the input signal A is supplied to a serial-to-parallel
converter 6 and then mapped by a mapper 7, after which the mapped signal is multiplied

through a multiplier 8 with a signal B and a resulting modulated signal is supplied to a first

input of a second multiplexer 9. An output signal of the second multiplexer 9 is supplied to

an upsampler 10 and then pulse shaped by a pulse shaper 11 (a Finite Impulse Response

6

(FIR) Filter), after which a first pulse shaped signal is added via an adder 12 to a second pulse shaped signal coming from the modulating part 4.

5

10

15

20

25

30

In modulating part 3, the input signal A is supplied to a mapper 14, after which the mapped signal is multiplied through a multiplier 15 with a signal C and a resulting modulated signal is supplied to a second input of the second multiplexer 9. In modulating part 4, the input signal A is supplied to a Finite State Machine (FSM) 16 and then mapped by a mapper 17, after which the mapped signal is multiplied through a multiplier 18 with a signal D and a resulting modulated signal is supplied to a first input of a third multiplexer 19. An output signal of the third multiplexer 19 is supplied to an upsampler 20 and then pulse shaped by a pulse shaper 21 (a Finite Impulse Response (FIR) Filter), after which this second pulse shaped signal is supplied to the adder 12 discussed before. The added first and second pulse shaped signals are combined with a complex valued waveform E for compensating at least one signal parameter like an amplitude or a phase of the output signal F for discontinuities resulting from a modulation scheme change, as discussed below.

The first modulator 2 modulates the input signal A according to a first modulation scheme 8PSK. Thereto, the first multiplexer 5 is controlled in such a way that the input signal is supplied to the modulator 2 and not to the modulators 3,4. The input signal A is serial-to-parallel converted and then mapped and then multiplied with the signal B, with the signal B for example being equal to  $\exp j(3\pi k/8)$ . The second multiplexer 9 is controlled in such a way that the resulting modulated signal is upsampled and pulse shaped. In a prior art situation, with the multiplier 13 not being present, the upsampled and pulse shaped modulated signal forms the output signal F of the modulator system 1 in case of this modulator system 1 being in a 8PSK mode. Thereto, the third multiplexer 19 is controlled in such a way that a second input of this third multiplexer 19 receiving a zero signal is coupled to the third multiplexer's output.

The second modulator 3,4 modulates the input signal A according to a second modulation scheme GMSK. Thereto, the first multiplexer 5 is controlled in such a way that the input signal is supplied to the modulator 3,4 and not to the modulator 2. In the modulating part 3, the input signal A is mapped and then multiplied with the signal C, with the signal C for example being equal to  $\exp j(\pi k/2)$ . In the modulating part 4, the input signal A is processed by the FSM 16 and is mapped and then multiplied with the signal D, with the signal D for example being equal to  $\exp j(\pi [k-1]/2)$ . The second multiplexer 9 and the third multiplexer 19 are controlled in such a way that the resulting modulated signals can be upsampled and pulse shaped. In a prior art situation, with the multiplier 13 not being present,

7

the upsampled and pulse shaped modulated signals form the output signal F of the modulator system 1.

5

10

15

20

25

30

So, by controlling the multiplexers 5, 9 and 19, the modulation scheme can be selected. In case of a modulation scheme change, discontinuities in the output signal F of the modulator system 1 may arise, which increase the adjacent channel interference. To avoid increased adjacent channel interference, these discontinuities can be avoided by introducing multiplier 13 (a compensator of a first type). For example, in case of four GMSK symbols arriving from the adder 12 and being fed into the multiplier 13 and then four 8PSK symbols arriving from the adder 12 and being fed into the multiplier 13 during a guard interval comprising eight symbols, the amplitudes for example equal 1, 1, 1, 1, 0.7, 0.7, 0.7 and 0.7. To avoid amplitude discontinuities, the amplitudes of eight samples of the complex valued waveform E could be chosen as 1, 0.96, 0.91, 0.86, 1.14, 1.09, 1.03 and 1. The amplitudes of the output signal of the multiplier 13 then equal 1, 0.96, 0.91, 0.86, 0.8, 0.76, 0.72 and 0.7. As a result, the amplitude smoothly decreases from 1 to 0.7, and any amplitude discontinuities in the output signal F have been avoided. The same way, any phase discontinuities in the output signal F can be avoided by supplying the eight samples of the complex valued waveform having appropriately chosen phases.

The modulator system 1 according to the invention as shown in Fig. 2 corresponds with the modulator system 1 according to the invention as shown in Fig. 1, apart from the following. Instead of multiplier 13, now multipliers 25,26 respectively have been introduced (a compensator of a second type) located between multiplexers 9,19 and upsamplers 10,20 respectively for multiplying the output signals of the multiplexers 9,19 with waveforms S,T respectively, and multipliers 22,23,24 respectively have been introduced (a compensator of a third type), coupled to multipliers 8,15,18 respectively for multiplying the signals B,C,D respectively with the complex valued phase offsets X,Y,Z respectively.

A possible setting of the multiplexers 9 (mux 9) and 19 (mux 19) during a transition from GMSK to 8PSK is as follows:

Mux 9	G G G	GGG	GGGPPPP	PPP	P P P
Mux 19	G G G	GGG	G G G G O O O O	000	0 0 0

The first column with symbols shows the last three data symbols, the second column shows three tail symbols, the third column shows eight guard symbols, the fourth column shows three tail symbols, and the fifth column shows the first three data symbols.

8

The complex valued phase offset X for example equals  $\exp j \left[\phi_{8PSK}\right] = \exp j \left[\arg(g[k]) + \pi k/2 + \phi_{GMSK} - \arg(p[k+1]) - 3\pi(k+1)/8 + \Delta\phi\right],$  thereby suggesting that the last GMSK symbols and the first 8PSK symbols are fed into the multiplexers 9,19 at symbol interval k and k+1 respectively, and that  $\phi_{GMSK}$  denotes the phase offset of a preceding GMSK modulated burst and that  $\Delta\phi$  denotes a phase angle defining the phase difference between the last GMSK symbol and the first 8PSK symbol. In case all symbols G[k], P[k] equal "1" in the guard interval, an appropriate choice for  $\Delta\phi$  is for example  $3\pi/8$ . With this choice, the GMSK symbol fed into the multiplexer in symbol interval k looks like a preceding 8PSK "1" for the 8PSK symbol passed to the multiplexer in symbol interval k+1. The phase offset  $\phi_{8PSK}$  is updated when switching from GMSK to 8PSK and remains constant during an 8PSK modulated burst.

A possible setting of the multiplexers 9 (mux 9) and 19 (mux 19) during a transition from 8PSK to GMSK is as follows:

Mux 9	РРР	PPP	PPPPGGGG	GGG	G G G
Mux 19	0 0 0	000	0000GGGG	GGG	G G G

15

20

25

5

10

The first column with symbols shows the last three data symbols, the second column shows three tail symbols, the third column shows eight guard symbols, the fourth column shows three tail symbols, and the fifth column shows the first three data symbols.

The complex valued phase offset Y,Z for example equals

exp j [ $\phi_{GMSK}$ ] = exp j [arg(p[k]) +  $3\pi k/8 + \phi_{8PSK}$  - arg(g[k+1]) -  $\pi$ (k+1)/2 +  $\Delta \phi$ ], thereby suggesting that the last 8PSK symbols and the first GMSK symbols are fed into the multiplexers 9,19 at symbol interval k and k+1 respectively, and that  $\phi_{8PSK}$  denotes the phase offset of a preceding 8PSK modulated burst and that  $\Delta \phi$  denotes a phase angle defining the phase difference between the last 8PSK symbol and the first GMSK symbol. In case all symbols P[k], G[k] equal "1" in the guard interval, an appropriate choice for  $\Delta \phi$  is for example  $\pi$ /2. With this choice, the 8PSK symbol fed into the multiplexer in symbol interval k looks like a preceding GMSK "1" for the GMSK symbol passed to the multiplexer in symbol interval k+1. The phase offset  $\phi_{GMSK}$  is updated when switching from 8PSK to GMSK and remains constant during a GMSK modulated burst.

Fig. 3 shows in an upper graph (prior art) an absolute value of an output signal F after digital-to-analog-conversion created without compensation and in a lower graph (invention) an absolute value of an output signal F after digital-to-analog-conversion created

9

through compensation by multiplying the modulator signal in the form of the complex valued signal B,C,D with the waveform X,Y,Z in the form of a complex valued phase offset X,Y,Z, before pulse shaping. The modulation scheme change from 8PSK to GMSK takes place between symbol interval 56 and 57, with all symbols P(k),G(k) chosen to have the value "1" in the guard interval (53-60).

When demanding equal peak values for GMSK and 8PSK, the samples of the waveforms S,T should be "1" for 8PSK and about "1.5" for GMSK, when demanding equal root mean square values these samples should all be "1".

5

10

15

20

25

30

The modulator system 1 as shown in Fig. 2 calculates a phase offset Y,Z and rotates GMSK pulse shaping filter input symbols therewith, and calculates a phase offset X and rotates 8PSK pulse shaping filter input symbols therewith, and calculates an amplitude waveform S,T and multiplies GMSK/8PSK pulse shaping filter input symbols therewith.

The modulator system 1 as shown in Fig. 1 and 2 minimizes adjacent channel interference, improves the stability of phase and/or amplitude loops controlled by the output signal F, does not require ramping and ramping calculations, is simple, allows a fast transition between modulation schemes, and offers amplitude smoothing when changing between equal root mean square values and peak values for GMSK and 8PSK for free.

The transmitter 30 as shown in Fig. 4 comprises an input stage 31 for generating the input signal A for the modulator system 1, and comprises for example a digital-to-analog-converter 32 for converting the output signal F into a digital signal, and comprises for example a power amplifier 33 for amplifying the digitized output signal.

Alternative modulation schemes like for example 4PSK or 16PSK instead of 8PSK and alternative modulator system constructions are possible. Instead of multiplying exp j(a) and exp j(b), the adding of a+b could be performed, and vice versa: exp  $j(a) \cdot \exp j(b) = \exp j(a+b)$ .

A complex valued waveform comprises a real valued waveform, an imaginary valued waveform, or a combination of both.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. Use of the verb "to comprise" and its conjugations does not exclude the presence of elements or steps other than those stated in a claim. The article "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention may be implemented by

10

means of hardware comprising several distinct elements, and by means of a suitably programmed computer. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

11

CLAIMS:

5

10

15

- 1. Modulator system (1) comprising a first modulator (2) for modulating an input signal (A) according to a first modulation scheme and a second modulator (3,4) for modulating the input signal (A) according to a second modulation scheme, which modulator system (1) comprises a compensator (13,22-26) for combining at least one modulator signal with at least one waveform (E,S,T,X,Y,Z) for compensating at least one signal parameter of an output signal (F) for discontinuities resulting from a modulation scheme change.
- 2. Modulator system (1) according to claim 1, further comprising at least one pulse shaper (11,21), with the compensator (13) being located after the pulse shaper (11,21).
- 3. Modulator system (1) according to claim 2, wherein the compensator (13) comprises a multiplier (13) for multiplying the modulator signal in the form of at least one pulse shaped modulated signal with the waveform (E) in the form of a complex valued waveform (E), with the at least one signal parameter comprising an amplitude and a phase.
- 4. Modulator system (1) according to claim 1, further comprising at least one pulse shaper (11,21), with the compensator (22-26) being located before the pulse shaper (11,21).
- 5. Modulator system (1) according to claim 4, wherein the compensator (25,26) comprises at least one multiplier (25,26) for multiplying the modulator signal in the form of at least one modulated signal with the waveform (S,T), with the at least one signal parameter comprising an amplitude.
- 6. Modulator system (1) according to claim 4, wherein each modulator (2,3,4) comprises at least one multiplier (8,15,18) for multiplying a mapped input signal with a complex valued signal (B,C,D), with the compensator (22-24) comprising at least one multiplier (22-24) for multiplying the modulator signal in the form of the complex valued

12

signal (B,C,D) with the waveform (X,Y,Z) in the form of a complex valued phase offset (X,Y,Z), with the at least one signal parameter comprising a phase.

- Modulator system (1) according to claim 1, wherein the first modulation
   scheme is a Phase Shift Keying modulation scheme and the second modulation scheme is a
   Gaussian Minimum Shift Keying modulation scheme.
  - 8. Transmitter (30) comprising a modulator system (1) comprising a first modulator (2) for modulating an input signal (A) according to a first modulation scheme and a second modulator (3,4) for modulating the input signal (A) according to a second modulation scheme, which modulator system (1) comprises a compensator (13,22-26) for combining at least one modulator signal with at least one waveform (E,S,T,X,Y,Z) for compensating at least one signal parameter of an output signal (F) for discontinuities resulting from a modulation scheme change, which transmitter (30) further comprises a power amplifier (33) for amplifying the output signal (F).

10

15

20

25

- 9. Modulator (2,3,4) for modulating an input signal (A) according to a modulation scheme, which modulator (2,3,4) comprises a compensator (13,22-26) for combining at least one modulator signal with at least one waveform (E,S,T,X,Y,Z) for compensating at least one signal parameter of an output signal (F) for discontinuities resulting from a modulation scheme change.
- 10. Method for modulating an input signal (A) according to a first modulation scheme and for modulating the input signal (A) according to a second modulation scheme, which method comprises a step of combining at least one modulator signal with at least one waveform (E,S,T,X,Y,Z) for compensating at least one signal parameter of an output signal (F) for discontinuities resulting from a modulation scheme change.
- 11. Processor program product for modulating an input signal (A) according to a first modulation scheme and for modulating the input signal (A) according to a second modulation scheme, which processor program product comprises a function of combining at least one modulator signal with at least one waveform (E,S,T,X,Y,Z) for compensating at least one signal parameter of an output signal (F) for discontinuities resulting from a modulation scheme change.






FIG.1




FIG.4





FIG.2



#### INTERNATIONAL SEARCH REPORT

In nal Application No PCT/IB2004/052524

## A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H04L27/00 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 HO4L Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data, INSPEC C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Category ° Citation of document, with indication, where appropriate, of the relevant passages X BODE ET AL.: "Combined GMSK and 8PSK 1 - 11modulator for GSM and EDGE" IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 28 May 2003 (2003-05-28), pages III 614-III 617, XP002318484 PISCATAWAY, US cited in the application page 614, left-hand column, last paragraph χ US 6 445 745 B1 (BONTU ET AL.) 1 - 113 September 2002 (2002-09-03) abstract X WO 03/036896 A2 (TROPIAN) 1 - 111 May 2003 (2003-05-01) figure 16 -/--Patent family members are listed in annex. X Further documents are listed in the continuation of box C. Special categories of cited documents: \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the "A" document defining the general state of the art which is not considered to be of particular relevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docu-"O" document referring to an oral disclosure, use, exhibition or other means ments, such combination being obvious to a person skilled in the art. document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of the actual completion of the international search Date of mailing of the international search report 07/03/2005 21 February 2005 Authorized officer Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo ni, Fax: (+31-70) 340-3016 Scriven, P

## INTERNATIONAL SEARCH REPORT

Inte nal Application No PCT/IB2004/052524

C.(Continua	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Α	EP 0 881 806 A (ALCATEL) 2 December 1998 (1998-12-02) abstract	1-11
X,P, L	WO 2004/021659 A (PHILIPS) 11 March 2004 (2004-03-11) raises questions as to the validity of the claimed priority abstract figures 6,8	1-11

## INTERNATIONAL SEARCH REPORT

Information on patent family members

Inte nal Application No
PCT/IB2004/052524

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
US 6445745	B1	03-09-2002	NONE			
WO 03036896	A2	01-05-2003	US EP	2004208157 <i>F</i> 1438817 <i>F</i>		21-10-2004 21-07-2004
EP 0881806	A	02-12-1998	AU CA CN EP JP SG	6804298	A1 A A2 A	03-12-1998 29-11-1998 09-12-1998 02-12-1998 12-02-1999 16-10-2001
WO 2004021659	Α	11-03-2004	WO	2004021659 <i>A</i>	41	11-03-2004